Efficient Fault Detection Model Design “Hamming SEC-DAED-TAED- TETRA AED” Based AES Encryption and Decryption

نویسنده

  • M. Vaidehi
چکیده

The high level of security and the fast hardware and software implementation of the Advanced Standard Encryption (AES) have made it in the first choice for many critical applications. Advanced Encryption Standard (AES) is the self-determining hardware architecture for producing crypto mechanism. In a secure transmission system, Content Addressable Memory (CAM) based transmissions always provide Silent Data Corruption (SDC). In order to overcome this problem, Extended hamming code has been executed in this paper for reducing the SDC effect in AES Encryption and Decryption. In the fault detection and correction mechanism, Single Error Correction based hamming codes are available. Single Error Correction (SEC) and Double Adjacent Error Detection (DAED) are done by using hamming codes. In order to detect triple adjacent error in SEC-TAED, it is required to add one parity bit, which consumes more amount of computational time for detecting the triple adjacent error. SEC-Tetra AED is also required to add one more parity bit for detecting for detecting the tetra adjacent error. To overcome this problem, Hamming codes are extended in this paper for making a new faulty detection system. In the proposed Faulty detecting system referred as Extended hamming single Error Correction-Double Adjacent Error Detection-Triple Adjacent Error Detection-Tetra Adjacent Error Detection (SEC-DAEDTAED-Tetra AED) method. Further proposed Extended Hamming SEC-DAED-TAED-TetraAED error correction codes are incorporated into 128-bit AES Encryption and Decryption for increasing the crypto properties and also reducing the complexity of S-box and mixed column in AES. Implementation of Proposed Extended Hamming SECDAED-TAED-Tetra AED based AES encryption and decryption has been done through Very Large Scale Integration (VLSI) system design environment. Error Correcting Codes are ubiquitous. They are adopted in almost every modern digital communication and storage system in a application such as wireless communications, optical communications and flash memories, computer hard drives, sensor networks and deep-space probing. New-generation and emerging applications demand codes with better errorcorrecting capability.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of Single Error Correction-Double Adjacent Error Detection-Triple Adjacent Error Detection-Tetra Adjacent Error Detection (Sec-Daed-Taed- Tetra Aed) Codes

Error correction codes are used in semiconductor memories to protect information against soft and hard errors. Soft error is a major concern for memory reliability especially for memories that are used in space applications. Hamming codes are attractive as they are simple to construct for any word length and encoding / decoding can be done with low latency. In this paper, the design of Single E...

متن کامل

SEC-TAED Based Error Detection and Correction Technique for Data Transmission Systems

Received Nov 21, 2017 Revised Jan 26, 2018 Accepted Feb 12, 2018 In the OFDM communication system channel encoder and decoder is the part of the architecture. OFDM channel is mostly affected by Additive White Gaussian Noise (AWGN) in which bit flipping of original information leads to fault transmission in the channel. To overcome this problem by using hamming code for error detection and corre...

متن کامل

A compact AES core with on-line error-detection for FPGA applications with modest hardware resources

This paper presents a compact, low-cost, on-line error-detection architecture for a 32-bit hardware implementation of the AES. The implemented AES is specially designed for FPGA-based embedded applications, since it is tuned to specific FPGA logic resources. The on-line error-detection is based on parity codes. The parity prediction is implemented in the AES encryption, decryption, and key expa...

متن کامل

A Parity Code Based Fault Detection for an Implementation of the Advanced Encryption Standard

Concurrent fault detection for a hardware implementation of the Advanced Encryption Standard (AES) is important not only to protect the encryption/decryption process from random faults. It will also protect the encryption/decryption circuitry from an attacker who may maliciously inject faults in order to find the encryption secret key. In this paper we present a novel fault detection scheme whi...

متن کامل

Design of Least Complex S - Box and its Fault Detection for Robust AES Algorithm

Advanced Encryption Standard (AES) is the symmetric key standard for encryption and decryption. In this work, a 128-bit AES encryption and decryption using Rijndael Algorithm is designed and synthesized using verilog code. The fault detection scheme for their hardware implementation plays an important role in making the AES robust to the internal and malicious faults. In the proposed AES, a com...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016